Abstract-A low power, low temperature coefficient (TC) CMOS voltage reference generator is proposed in this paper, which exploits temperature mutual compensation relationship between threshold voltage and thermal voltage, and provides a mean reference voltage of 411.8mV.In this reference, a proportional to absolute temperature (PTAT) current containing the thermal voltage which has a positive TC is generated, and then it is injected into a diode-connected NMOS transistor that supply the threshold voltage which has a negative TC. The mixing of the two voltages produces a reference voltage with zero TC. The proposed circuit is verified by SPICE simulation with CMOS 0.18um process technology. The simulation results show that the power consumption is 17.9nW and the TC is 8.6ppm/°C. The proposed circuit is suitable for power sensitive applications.
INTRODUCTION
RFID tag are used numerous in medical field, they are attached to the medical apparatus and instruments to register, track and monitor them [1] . Tags used in the medical field need to be able to work under high temperature, because these devices like surgical instruments should be sterilized by high temperature and high pressure with a temperature about 121~134 degrees. Meanwhile, Passive systems require lower power consumption. For this purpose, many kinds of voltage reference circuits are proposed. For example, some advanced bandgap voltage reference based on parasitic bipolar transistor have lower power consumption than the traditional bandgap reference are invented [2, 3] , but they are not performs satisfactorily because of the parasitic bipolar transistor in a standard CMOS process is usually not very well characterized. Meanwhile, many nanopower voltage reference circuits based on the fact that the threshold voltage of MOSFETs with different gate oxide thickness in the same CMOS technology exhibit different temperature characteristic are proposed [4, 5, 6, 7] , but such solutions also can not be implemented in a standard CMOS technology because they require additional fabrication steps. Besides, a novel voltage reference was introduced in [8, 9, 10] , these devices consist of standard MOSFETs operating in subthreshold regime. It generates a MOSFET threshold voltage with negative TC and a multiple of the thermal voltage with positive TC, and then adds them to produce a voltage reference with zero TC, but they either have high TC [8] , or have high power consumption [9] , or both have [10] . Besides it can not applicable at high temperature [9, 10] .
To solve the above mentioned problems, a novel voltage reference circuit is presented in this paper. It generates a PTAT current containing the thermal voltage with a positive TC and then injected into a diode-connected NMOS transistor which supplies the threshold voltage with a negative TC to achieve an output voltage reference near zero TC. Simulation results show that this work has low power dissipation, low TC and high temperature. 
A. Current Generator Circuit
The current-voltage characteristics of a MOSFET that operates in the subthreshold region can be approximated by Eq. (1).
where K is the aspect ratio ( The current generator can generate the current P I without using a resistance. This is extremely important if the current P I need to be very small, to drastically reduce the power consumption of the circuit. In such case a large resistance would be required causing a large area occupation on the chip. The channel length modulation effect of M4 is negligible since it is long channel devices. Besides, the drain-source voltage in M4 is very small by setting the parameter, thus the MOSFETs M1 and M2 have larger drain-source voltage than their thermal voltage. As
and given by Eq. (2) [9] .
The current P I can be derived through the following steps. From Fig. 1 
The channel length between transistors pairs (M5-M8, M1-M2, and M3-M4) are designed equally to reduce the threshold voltage mismatch.
Due to M3 operated in saturation and M4 operated in a strong-inversion, deep-triode region, the drain current in M3 and M4 can be expressed as:
The MOSFET M7 copy the current P I in proportion from M6, consequently the current in M3 is 
Combine the Eq. (8) and Eq. (9), we can obtain that: 
From the Eq. (11), it can be seen that a current contains the thermal voltage is obtained, we can inject it into a diode-connected transistor to compensate the threshold voltage, then a zero TC reference voltage can be generated.
B. Active Load
Because the diode-connected transistor M9 working in the saturation region, the reference voltage can be expressed as: 
where 
C. Temperature Compensation
By differentiating Eq. (16) with respect to the temperature, we obtain:
By setting Eq. (17) to zero, we obtain the condition: 
D. Simulation Results
To verify the performance of the proposed design, we use the SPICE simulator to simulate the circuit with SMIC 0.18um CMOS process. Fig. 2 shows a plot of the measured output voltages versus temperature with a range from 0°C to150°C, the calculated TC is 8.6ppm/°C at VDD=0.7V. Our study presents a novel approach for low power, low TC and high temperature voltage reference. The design conditions to minimize the power consumption and the TC have been described in detail. The voltage reference has been implemented in SMIC 0.18-um CMOS process. The results of simulation show that a TC of 8.6ppm/°C from 0°C to 150°C, and power consumption of 17.9nW are achieved with a supply voltage of 0.7V. It indicates that the circuit can realize low power and low TC at the same time. Obviously the proposed circuit is suitable for power sensitive large scale integrated circuits such as portable mobile devices, life-assist medical devices and smart sensor. Meanwhile this circuit also suitable for high temperature working environment, like RFID tags in the medical field.
